



Please type a plus sign (+) inside this box →

Approved for use through 10/31/2002. OMB 0651-0032
U.S. Patent and Trademark Office; U S DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL <small>(Only for new nonprovisional applications under 37 CFR 1.53(b))</small>		Attorney Docket No. 9161.018.00-US
		First Inventor Stanford W. Crane, Jr.
		Title HIGH PERFORMANCE OPTOELECTRONIC, etc.
		Express Mail Label No.

APPLICATION ELEMENTS <small>See MPEP chapter 600 concerning utility patent application contents</small>		ADDRESS TO: Box Patent Application Commissioner for Patents Washington, DC 20231	
<p>1. <input checked="" type="checkbox"/> Fee Transmittal Form (e.g., PTO/SB/17) <i>(Submit an original, and a duplicate for fee processing)</i></p> <p>2. <input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27.</p> <p>3. <input checked="" type="checkbox"/> Specification [Total Pages] 37</p> <p><i>(preferred arrangement set forth below)</i></p> <ul style="list-style-type: none"> - Descriptive title of the invention - Cross Reference to Related Applications - Statement Regarding Fed sponsored R & D - Reference to sequence listing, a table, or a computer program listing appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (<i>if filed</i>) - Detailed Description - Claim(s) - Abstract of the Disclosure <p>4. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) [Total Sheets] 14</p> <p>5. Oath or Declaration [Total Pages] []</p> <p>a. <input type="checkbox"/> Newly executed (original or copy)</p> <p>b. <input type="checkbox"/> Copy from a prior application (37 CFR 1.63(d)) <i>(for continuation/divisional with Box 18 completed)</i></p> <p>i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b)</p> <p>6. <input type="checkbox"/> Application Data Sheet. See 37 CFR 1.76</p>		<p>7. <input type="checkbox"/> CD-ROM or CD-R in duplicate, large table or Computer Program (<i>Appendix</i>)</p> <p>8. <input type="checkbox"/> Nucleotide and/or Amino Acid Sequence Submission (<i>if applicable, all necessary</i>)</p> <p>a. <input type="checkbox"/> Computer Readable Form (CRF)</p> <p>b. Specification Sequence Listing on:</p> <p>i. <input type="checkbox"/> CD-ROM or CD-R (2 copies), or ii. <input type="checkbox"/> paper</p> <p>c. <input type="checkbox"/> Statements verifying identity of above copies</p>	
ACCOMPANYING APPLICATIONS PARTS			
<p>9. <input type="checkbox"/> Assignment Papers (copy filed with parent application)</p> <p>10. <input type="checkbox"/> 37 CFR 3.73(b) Statement (<i>when there is an assignee</i>) <input type="checkbox"/> Power of Attorney</p> <p>11. <input type="checkbox"/> English Translation Document (<i>if applicable</i>)</p> <p>12. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations</p> <p>13. <input type="checkbox"/> Preliminary Amendment</p> <p>14. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) <i>(Should be specifically itemized)</i></p> <p>15. <input type="checkbox"/> Certified Copy of Priority Document(s) (<i>if foreign priority is claimed</i>)</p> <p>16. <input type="checkbox"/> Nonpublication Request under 35 U.S.C. 122 (b)(2)(B)(i) Applicant must attach form PTO/SB/35 or its equivalent</p> <p>17. <input checked="" type="checkbox"/> Other.</p> <p style="border: 1px solid black; padding: 5px;">1. Check for \$1856.00 2. Advanced Serial No. Request Card</p>			

18. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment, or in an Application Data Sheet under 37 CFR 1.76

Continuation Divisional Continuation-in-part (CIP) of prior application No.: **09/940,649**

Prior application information: Examiner **Not Yet Assigned** Group / Art Unit: **2874**

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 5b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

19. CORRESPONDENCE ADDRESS

<input checked="" type="checkbox"/> Customer Number or Bar Code Label				or <input type="checkbox"/> Correspondence address below	
Name	LONG ALDRIDGE & NORMAN LLP John M. Kelly				
Address	701 Pennsylvania Avenue N.W. Suite 600				
City	Washington	State	DC	Zip Code	20004
Country	US	Telephone	(202) 624-1200		Fax (202) 624-1298
Name (Print/Type)	John M. Kelly		Registration No (Attorney/Agent)	33,920	
Signature			Date	February 14, 2002	

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

FEE TRANSMITTAL for FY 2002

Patent fees are subject to annual revision. Application claims small entity status. See 37 CFR 1.27**TOTAL AMOUNT OF PAYMENT** (\$)
1,856.00**Complete if Known**

Application Number	Not Yet Assigned
Filing Date	February 14, 2002
First Named Inventor	Stanford W. Crane, Jr.
Examiner Name	Not Yet Assigned
Group Art Unit	N/A
Attorney Docket No.	9161.018.00-US

METHOD OF PAYMENT (check all that apply)

Check Credit Card Money Order Other None

Deposit Account

Deposit Account Number 50-0911

Deposit Account Name Long Aldridge & Norman LLP

The Commissioner is hereby authorized to: (check all that apply)

- Charge fee(s) indicated below Credit any overpayments
- Charge any additional fee(s) during the pendency of this application
- Charge fee(s) indicated below, except for the filing fee to the above-identified deposit account.

FEE CALCULATION**1. BASIC FILING FEE**

Large Entity Small Entity

Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description	Fee Paid
101	740	201	370	Utility filing fee	740.00
106	330	206	165	Design filing fee	
107	510	207	255	Plant filing fee	
108	740	208	370	Reissue filing fee	
114	160	214	80	Provisional filing fee	
SUBTOTAL (1)		(\$)		740.00	

2. EXTRA CLAIM FEES FOR UTILITY AND REISSUE

Total Claims	82	-20** =	62	x	18.00	=	1,116.00
Independent Claims	3	-3** =		x		=	0.00
Multiple Dependent						=	

Large Entity Small Entity

Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description	Fee Paid
103	18	203	9	Claims in excess of 20	
102	84	202	42	Independent claims in excess of 3	
104	280	204	140	Multiple dependent claim, if not paid	
109	84	209	42	** Reissue independent claims over original patent	
110	18	210	9	** Reissue claims in excess of 20 and over original patent	
SUBTOTAL (2)		(\$)		1,116.00	

**or number previously paid, if greater; For Reissues, see above

3. ADDITIONAL FEES

Large Entity Small Entity


Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description	Fee Paid
105	130	205	65	Surcharge - late filing fee or oath	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for ex parte reexamination	
112	920*	112	920*	Requesting publication of SIR prior to Examiner action	
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for reply within first month	
116	400	216	200	Extension for reply within second month	
117	920	217	460	Extension for reply within third month	
118	1,440	218	720	Extension for reply within fourth month	
128	1,960	228	980	Extension for reply within fifth month	
119	320	219	160	Notice of Appeal	
120	320	220	160	Filing a brief in support of an appeal	
121	280	221	140	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive - unavoidable	
141	1,280	241	640	Petition to revive - unintentional	
142	1,280	242	640	Utility issue fee (or reissue)	
143	460	243	230	Design issue fee	
144	620	244	310	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Processing fee under 37 CFR 1.17(q)	
126	180	126	180	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per property (times number of properties)	
146	740	246	370	Filing a submission after final rejection (37 CFR 1.129(a))	
149	740	249	370	For each additional invention to be examined (37 CFR 1.129(h))	
179	740	279	370	Request for Continued Examination (RCE)	
169	900	169	900	Request for expedited examination of a design application	
Other fee (specify)					

*Reduced by Basic Filing Fee Paid

SUBTOTAL (3) (\$)

0.00

Complete (if applicable)

SUBMITTED BY	Complete (if applicable)		
Name (Print/Type)	John M. Kelly	Registration No (Attorney/Agent)	33,920
Signature		Date	February 14, 2002

PATENT
9161.018.00

UNITED STATES PATENT APPLICATION

OF

STANFORD W. CRANE, JR.

MYOUNG-SOO JEON

JOSHUA G. NICKEL

AND

ZSOLT HORVATH

FOR

HIGH PERFORMANCE OPTOELECTRONIC PACKAGING ASSEMBLY

LONG ALDRIDGE & NORMAN, LLP
701 PENNSYLVANIA AVENUE, N.W.
SIXTH FLOOR, SUITE 600
WASHINGTON, D.C. 20004
TELEPHONE: 202/624-1200
FACSIMILE: 202/624-1298

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This is a continuation-in-part of United States Patent Application Serial Number 09/940,649, which was filed on August 29, 2001.

5

BACKGROUND OF THE INVENTION

Field of the Invention

[0002] This invention relates to the packaging of optoelectronic devices. More particularly, the present invention relates to optoelectronic packaging assemblies that provide for optical coupling, cooling, and high-speed electrical operations.

10

Discussion of the Related Art

15

[0003] Despite advances in data- and telecommunications systems, overall system bandwidths remain limited by the need to interconnect various system modules. Decreasing device sizes have not solved fundamental signal flow bottlenecks, the problems have only shifted to package, module, and interconnection levels. Despite rapid improvements in electromagnetic simulation tools and increasing computational power, signal flow issues still requires a designer's full attention and creativity in the research and development phases. More importantly, practical signal flow designs must engage various mechanical, thermal, hermetic, material, and manufacturability concerns to meet cost targets and customer specifications

[0004] Signal flow in optoelectronic applications frequently involves analog and/or digital signals together with light radiation through optical fibers. Such applications usually include optoelectronic devices, such as laser diodes, LEDs, photodiodes, and phototransistors that must be coupled with an optical fiber. One significant problem is coupling with the required alignment accuracy and stability over time and temperature. Manually aligning optical components with optical fibers is time consuming and costly.

[0005] Because of the extremely high frequencies of the light used in optical systems, such systems can potentially operate with exceptionally wide bandwidths. Unfortunately, the electrical systems required to actually use the available bandwidth are often difficult to implement. For example, most prior art optoelectronic packages when operated at GHz frequencies have excessive dielectric signal losses. Furthermore, electrical signal reflections caused by impedance mismatches at the package can be seriously detrimental to system performance. Additionally, undesired electrical resonance can exist inside an optoelectronic package, resulting in a poor performance.

[0006] To prevent excessive dielectric signal losses, optoelectronic packaging should be fabricated from dielectric materials having low dissipation factors. Unfortunately, such materials often have undesirable cost, thermal, and molding characteristics. For example, polytetrafluoroethylene, which has very low dielectric loss, may be too expensive for some application and can be difficult to mold. To

reduce line reflections, the optoelectronic package should have carefully controlled input impedances, but this has been very difficult to do, particularly in mass-produced optoelectronic packaging assemblies. Finally, preventing or reducing undesired electrical resonance has been as much black art as solid engineering.

5 [0007] One optoelectronic package assembly that has been successful, at least at relatively low operating frequencies, is the so-called butterfly package 20 illustrated in Figure 1. As shown, the package 20 includes a body 22 having a cavity 24 defined between walls 25. The body 22 is typically comprised of KOVAR, a bulky, marginally conductive material that requires costly machining. The cavity 24 is dimensioned to receive an optoelectronic component or assembly, which is not shown for clarity. A plurality of pins 26 extends from the body 22. The body 22 further includes a mounting flange 28 having mounting holes 30 for mounting the package 20 to an external structure. The body 22 also includes a fiber input receptacle 32 for receiving an optical fiber. Finally, while not shown for clarity, the optoelectronic packaging assembly 20 beneficially includes a cover for sealing the cavity 24.

10

15

[0008] The package 20 represents an industry standard package. Among other features, the pins 26 have a standard footprint, and the mounting holes 30 and the receptacle 32 are located and dimensioned according to a predetermined configuration. This enables system designers to efficiently incorporate the package 20 into their designs. Furthermore, the standard footprint and dimensions enable the use of standardized optoelectronic workbenches and assembly machines to mount

20

optoelectronic components or assemblies into the optoelectronic packaging assembly 20, to align an optical fiber with the mounted optoelectronic components or assemblies, and to electrically interconnect the optoelectronic components or assemblies to the pins 26. These general features are beneficially incorporated in mass-produced optoelectronic packaging assemblies.

[0009] While the package 20 is generally successful, it suffers from various limitations. First, such optoelectronic packaging assemblies generally have poor heat dissipation characteristics. Second, the walls 25 tend to be relatively high, thus increasing the difficulty of mounting and then electrically and optically interconnecting a contained optoelectronic component or assembly with an optical fiber. Other limitations of the package 20 are its relatively poor control of the impedance of the pins 26, a susceptibility to internal resonance, and signal radiation and/or noise pick-up.

[0010] Therefore, an optoelectronic packaging assembly that provides for input/output electrical connections, for easy mounting of an optoelectronic device and its associated components, for relatively simple, accurate and stable optical alignment, and for high speed electrical characteristics would be beneficial.

SUMMARY OF THE INVENTION

[0011] The following summary of the invention is provided to facilitate an understanding of some of the innovative features unique to the present invention, and is not intended to be a full description. A full appreciation of the various aspects of

the invention can be gained by taking the entire specification, claims, drawings, and abstract as a whole.

[0012] An advantage of the present invention is to provide for optoelectronic packaging assemblies that support easy mounting of optoelectronic devices, relatively simple, accurate and stable optical alignment between a packaged optoelectronic device and an optical fiber, good thermal performance, and improved high-speed electrical characteristics. In particular, the principles of the present invention provide for optoelectronic packaging assemblies having improved adjacent pin isolation, improved radiation suppression, reduced noise, reduced signal reflections, and reduced resonance.

[0013] Beneficially, such optoelectronic packaging assemblies are implemented as enhanced replacements for traditional butterfly packages. Instead of KOVAR (used in many prior art packages), optoelectronic packaging assemblies in accord with the present invention are beneficially fabricated from nonconductive plastic, such as liquid crystal polymers (LCP). Instead of simple electrical leads, connections to optoelectronic packaging assemblies in accord with the present invention are made using transmission line pins comprised of an inner conductor, a dielectric sheath, and a conductive outer shield. Electromagnetic shielding, chassis ground, and tight control of radiated emissions are implemented by employing surface metallization on the nonconductive plastics (LCP). To further enhance electrical performance, optoelectronic packaging assemblies in accord with the present

invention avoid large interior cavities that can have resonance frequencies on the same order as the operating speeds (i.e. 5-40 GHz). Furthermore, optoelectronic packaging assemblies in accord with the present invention beneficially include molded breaks, steps, and angled walls that reduce the parallel plate wave guide modes excited between the package walls.

[0014] A first embodiment optoelectronic packaging assembly that is in accord with the principles of the present invention includes a cover, a submount, and a base that are beneficially comprised of nonconductive plastic having a conductive coating or plating over a surface. The submount retains a plurality of transmission line pins that extend from a cavity within the submount to the exterior. The transmission line pins are each comprised of an inner conductor encased by a dielectric sheath that is surrounded by a conductive outer shield. The first embodiment optoelectronic packaging assembly further includes an optical input receptacle for retaining an optical fiber. The cover, submount and base fit together to form a package. Beneficially, the nonconductive plastic is a liquid crystal polymer. Furthermore, beneficially, the cover includes beveled walls and/or heat sink fins. A thermal electric cooler is optional.

[0015] A second embodiment optoelectronic packaging assembly that is in accord with the principles of the present invention includes a cover, a submount, and a base that are beneficially comprised of nonconductive plastic having a conductive coating or plating over a surface. The submount retains a plurality of transmission line

pins that extend from a cavity. The transmission line pins are each comprised of an inner conductor encased by a dielectric sheath that is surrounded by a conductive outer shield. The submount further includes barriers between adjacent transmission line pins. Those barriers have a conductive material over a surface. The cover, submount, and base form a package that beneficially electrically shields the cavity, which preferably includes beveled walls and/or heat sink fins. Beneficially, the nonconductive plastic is beneficially a liquid crystal polymer. The base can include a thermally conductive plate, beneficially a plate that mates with an external structure. A thermal electric cooler is optional.

[0016] A third embodiment optoelectronic packaging assembly that is in accord with the principles of the present invention includes a cover, a submount, and a base that are beneficially comprised of nonconductive plastic having a conductive coating or plating over a surface. The submount retains a plurality of transmission line pins that extend from a cavity within the submount to the exterior. The transmission line pins are each comprised of an inner conductor encased by a dielectric sheath that is surrounded by a conductive outer shield. The first embodiment optoelectronic packaging assembly further includes an optoelectronic device disposed between the submount and the base. Also included is an optical input receptacle for retaining an optical fiber. The cover, submount and base fit together to form a package. Beneficially, the nonconductive plastic is a liquid crystal polymer. The transmission

line pins preferably bend in the direction of the base. Beneficially, the cover includes beveled walls and/or heat sink fins. A thermal electric cooler is optional.

[0017] The novel features of the present invention will become apparent to those of skill in the art upon examination of the following detailed description of the invention or can be learned by practice of the present invention. It should be understood, however, that the detailed description of the invention and the specific examples presented, while indicating certain embodiments of the present invention, are provided for illustration purposes only because various changes and modifications within the spirit and scope of the invention will become apparent to those of skill in the art from the detailed description of the invention and claims that follow.

BRIEF DESCRIPTION OF THE DRAWING

[0018] The accompanying drawings, in which like reference numerals refer to identical or functionally-similar elements throughout the separate views and which are incorporated in and form part of the specification, further illustrate the present invention and, together with the detailed description of the invention, serve to explain the principles of the present invention.

[0019] In the drawings:

[0020] Figure 1 is a simplified schematic view of a prior art “butterfly” optoelectronic packaging assembly;

[0021] Figure 2 is a bottom perspective illustration of an optoelectronic packaging assembly that is in accord with the principles of the present invention;

[0022] Figure 3 is a bottom perspective view of a cover that is in accord with the principles of the present invention;

5 [0023] Figure 4 is a perspective illustration of a transmission line pin that is in accord with the principles of the present invention;

10 [0024] Figure 5 is a top perspective view of another optoelectronic packaging assembly that is in accord with the principles of the present invention, but without a cover;

[0025] Figure 5A illustrates a round transmission line pin used in the optoelectronic packaging assembly of Figure 5 in more detail;

[0026] Figure 6 is bottom perspective view of the optoelectronic packaging assembly illustrated in Figure 5;

15 [0027] Figure 7 is a bottom perspective view of another cover that is in accord with the principles of the present invention, and that is particularly beneficial when used with the optoelectronic packaging assembly illustrated in Figures 5 and 6;

[0028] Figure 8 is a sectional view of yet another optoelectronic packaging assembly that is in accord with the principles of the present invention;

20 [0029] Figure 9 is an exploded sectional view of yet another optoelectronic packaging assembly that is in accord with the principles of the present invention;

[0030] Figure 10 is a bottom perspective illustration of yet still another optoelectronic packaging assembly that is in accord with the principles of the present invention;

5 [0031] Figure 11 is a sectional perspective illustration of another optoelectronic packaging assembly that is in accord with the principles of the present invention;

[0032] Figure 12 is a perspective view of an optical fiber retaining feature that is beneficially used with the various embodiments of the principles of the present invention;

10 [0033] Figure 13 illustrates a printed circuit board pattern that is suitable for receiving optoelectronic packaging assemblies that are in accord with the principles of the present invention;

[0034] Figure 13A illustrates the printed circuit board pads shown in Figure 13 in more detail;

15 [0035] Figure 14 illustrates connecting a transmission line pin to an external circuit board; and

[0036] Figure 14A illustrates one technique of connecting a transmission line pin to an external circuit board.

DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

[0037] References will now be made in detail to various embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Those embodiments relate to novel, unobvious, and useful optoelectronic packaging assemblies. Typically, all body components (such as covers, base, and submount) of the illustrated optoelectronic packaging assemblies are molded from a liquid crystal polymer (such as VECTRA). Those body components are beneficially plated or coated with a conductive material, preferably on both internally and externally. The conductive material electrically connects various features (such as subsequently described transmission line pin shields and cover cavity walls) to electrical ground. The conductive material further provides for electrical shielding that isolates devices within the optoelectronic packaging assemblies from exterior elements, while also reducing or eliminating electrical resonance within the optoelectronic packaging assemblies. However, while most body components are comprised of a liquid crystal polymer, thermally conducting body components can be fabricated from thermally conductive materials such as copper, copper-tungsten, or aluminum nitride.

[0038] Optoelectronic packaging assemblies in accord with the principles of the present invention beneficially avoid large interior cavities to reduce resonance frequencies that are on the same order as the operating speeds (i.e. between 5-40 GHz and beyond). Furthermore, breaks, steps, and beveled walls are molded into the body components to reduce parallel plate waveguide modes.

[0039] Optoelectronic packaging assemblies in accord with the principles of the present invention beneficially include transmission line pins that have carefully controlled impedances. Such pins reduce signal reflections by providing controlled transmission line effects.

5 [0040] Figure 2 illustrates a first embodiment optoelectronic packaging assembly 50 that addresses various limitations of the prior art. As shown, the optoelectronic packaging assembly 50 includes a submount 52 that retains transmission line pins 54. Below the submount 52 is a base 56 having mounting flanges 57 with mounting holes 58 for mounting the optoelectronic packaging assembly 50 to an external structure. Beneficially, the base 56 has a flat bottom surface 60 for providing good contact with the external structure. The base 56 further includes a front wall 62 having an extending optical fiber input receptacle 64. The optoelectronic packaging assembly 50 further includes a cover 66 that mates with the remainder of the optoelectronic packaging assembly 50. The cover 66 preferably takes the form of a heat sink having cooling fins 68. Beneficially, the cover 66, the submount 52, and the base 56 form a hermetically sealed package.

10

15

20 [0041] In practice, the submount 52, cover 66, and base 56 are comprised of a liquid crystal polymer (such as VECTRA) that is plated or otherwise coated (metallized) with a conductive material, preferably both on internal surfaces and on external surfaces. Additionally, unless otherwise specified, all of body components of

the illustrated embodiments are beneficially comprised of plated or coated liquid crystal polymer.

[0042] Figure 3 illustrates the cover 66 in more detail. As shown, the cover 66 includes a cavity 70 defined between beveled sidewalls 75, a back wall 76, and a front wall 77. Completing the cavity is a top surface 78. The front wall 77 optionally includes a relief 80. In some embodiments (but not in the one illustrated in Figure 2) the relief 80 is dimensioned to receive an optical fiber input receptacle 64 when the cover 66 is in place. In other applications, such as illustrated in Figure 2, the front wall 77 does not have a relief and thus the cover 66 fits on the front wall 62. The beveled walls, which are coated or plated with a conductive material as previously described, have been shown to reduce resonance of systems within the optoelectronic packaging assembly 50. Furthermore, the cooling fins 68, which are also coated or plated with a conductive material, not only help cool a device or system within the optoelectronic packaging assembly 50, but also reduce resonance.

[0043] As previously discussed, the submount 52 retains transmission line pins 54. Figure 4 schematically illustrates one type of transmission line pin 54. As shown, a transmission line pin 54 has an inner conductor (a conductive core) 84, beneficially of copper or another highly conductive material, that is surrounded by a polytetrafluoroethylene sheath 86. Surrounding the sheath 86 is a conductive outer shield 87. The inner conductor 84, sheath 86, and conductive outer shield 87 define a coaxial transmission line. While Figure 4 illustrates a “rectangular” transmission line

5

pin 54, in practice “round” transmission line pins may be as good or better. Subsequently described embodiments are shown with round transmission line pins (enumerated as 54A). In any event, coaxial-like transmission line pins have a significant benefit in that their impedance can be precisely controlled by varying the ratio of the dimensions of the inner conductor 84 and the conductive outer shield 87.

[0044] Turning back to Figure 2, the transmission line pins 54 are beneficially insert molded in the submount 52. As the submount 52 is coated or plated with a conductive material, the conductive shields 87 are shorted together. This provides improved reliability of the transmission lines formed by the transmission line pins 54. The transmission line pins 54 improve the electrical performance of the optoelectronic packaging assembly 50 by providing controlled impedance transmission lines. The transmission line pins 54 are beneficially formed into a “standard footprint,” typically the same as the butterfly package illustrated in Figure 1, such that the optoelectronic packaging assembly 50 will mount interchangeably with other optoelectronic packages.

15

[0045] As mentioned, the transmission line pins can have circular cross-sections. For example, Figures 5 and 6 illustrate an optoelectronic packaging assembly 100 with circular transmission line pins 54A, shown in Figure 5A. Figures 5 and 6 do not show a cover to enable a depiction of an interior arrangement. However, Figure 7 illustrates an example of a suitable cover. As shown, the optoelectronic packaging assembly 100 incorporates round transmission line pins 54A. Also as shown, the

20

packaging assembly 100 incorporates a submount 102 having a front wall 104 with an extending optical fiber input receptacle 106. The submount 102 fits on a base 108 with mounting holes 110 for mounting the optoelectronic packaging assembly 100 to an external structure.

5 [0046] As shown in Figure 6, the base 108 does not have a flat surface (in contrast to the optoelectronic packaging assembly 50 of Figure 2). Rather, the base 108 has fins 167 that resemble heat sink fins. However, the main purpose of the fins 167 is resonance reduction. This breaking up of conductive surfaces (the base is coated or plated with a conductive material) by providing steps and/or breaks has been found useful for resonance reduction.

10 [0047] Turning back to Figure 5, the interior of the optoelectronic packaging assembly 100 includes a raised mount 120 within the submount 102. The raised mount 120 retains a circuit board 122 that electrical interconnects various components 124 (such as drivers, gates, resistors, and/or capacitors) and an electro-optic device 126 (such as a laser diode or LED).

15 [0048] Still referring to Figure 5, the optical fiber input receptacle 106 beneficially includes a “half-moon” shaped slot 134 (described in more detail with respect to Figure 12). The optical fiber input receptacle 106 retains an optical ferrule 136 that mates with an optical fiber 138. The raised mount 120 and optical ferrule 136 are located and dimensioned such that the optical fiber 138, when inserted into the optical ferrule 136, aligns with the electro-optic device 126. This reduces the difficulty

5

of optical alignment of the optical fiber 138 with the electro-optic device 126. Further assisting optical alignment is an optical spacer 140. The optical spacer 140 is configured to retain and hold the optical fiber 138 such that the optical fiber 138 readily locates relative to the electro-optic device 126. The optoelectronic package 100 further includes clamps 142 for retaining the optical spacer 140 in place.

10

[0049] Referring now to both Figures 5 and 6, the transmission line pins 54A incorporate useful features that should be understood as being incorporated in all of the illustrated embodiment optoelectronic packaging assemblies. First, shown in Figure 5, the interior portion 150 of each transmission line pin (54 and 54A) is sectioned such that the inner conductor 84A, sheath 86A, and conductive outer shield 87A are exposed. This enables easy wirebonding or soldering to the inner conductor 84A. While not shown in Figure 5, it should be understood that the wirebonding or soldering electrically interconnect the transmission line pins 54A with the circuit board 122 and its components. Additionally, the bottom portion 151 of each transmission line pin is formed such that the last .15mm of the inner conductor 84A is exposed. This enables good electrical contact with an external wiring pattern (reference Figures 13 and 14).

15

20

[0050] Referring to Figures 5 and 6, the interior portions 150 of the transmission line pins 54A are separated by barriers 160. The barriers 160 are plated or coated with a conductive material, thus reducing pin-to-pin crosstalk. As shown in Figure 6, the barriers 160 beneficially align with ground bumps 180. Those bumps

ensure that the conductive plating or coating on the optoelectronic packaging assembly 100 is well grounded. Again, this assists resonance reduction and the transmission-line characteristics of the transmission line pins 54A. Beneficially, the optoelectronic packaging assembly 100 is hermetically sealed.

5 [0051] The optoelectronic packaging assembly 100 illustrated in Figures 5 and 6 incorporate barriers 160 for reducing pin-to-pin crosstalk. Figure 7 illustrates a cover 184 that is well suited for use with the optoelectronic packaging assembly 100. As shown, the cover 184 includes a cavity 186 that is partially defined by walls 188 that may be, but are not necessarily, beveled. Completing the cavity is a top surface 189. One wall optionally includes a relief 190 for receiving an optical fiber input receptacle 106 (see Figures 5 and 6) when the cover 184 is in place. However, a particular feature of the cover 184 is shield walls 192 that beneficially mate with the barriers 160. The shield walls 192 are coated or plated with a conductive material. There, the shields walls further reduce pin-to-pin crosstalk and signal loss, and reduce resonance. Again, the cover 184 is coated or plated with a conductive material. Furthermore, the cover 184 includes cooling fins 194 that not only help cool the internal systems, but also reduce resonance.

10

15

20 [0052] While the optoelectronic packaging assemblies 50 and 100 are beneficial, they are not optimum in all applications. Other embodiments can meet particular operational requirements. For example, Figure 8 illustrates a cross-sectional view of an optoelectronic packaging assembly 200 that is well suited to high power

5

applications because it incorporates a thermal-electric-cooler 202 (TEC) that includes a Peltier element (which is not shown). The thermal-electric-cooler 202 beneficially mounts on a thermally conductive base 204 (beneficially of copper, copper-tungsten, or aluminum nitride) having protrusions 206. The protrusions 206 are dimensioned to mate with protrusions of a heat sink on an external board (which is not shown). A high power laser diode 240 is mounted in thermal communication with the thermal-electric-cooler 202. The thermal-electric-cooler 202 cools the laser diode 240 and transfers heat to the thermally conductive base 204. The thermally conductive base 204 in turn transfers heat to the heat sink on the external board.

[0053] Still referring to Figure 8, a cover 216 is over a cavity 218 that holds the thermal-electric-cooler 202. The cover includes beveled sidewalls 219 that reduce resonance. Furthermore, the dimensions of the cover and the cavity are minimized, further reducing resonance. The optoelectronic packaging assembly 200 also includes a submount 220 that retains transmission line pins 54A. As best shown in Figure 8, all of the illustrated embodiments of the principles of the present invention include a conductive coating or plating 226. Also shown in Figure 8 is the optical spacer 140 that retains and holds the optical fiber 138, and the laser diode 240 that couples light into the optical fiber 138.

15

[0054] Figure 9 illustrates a partial exploded view of another optoelectronic packaging assembly 300 having a thermal-electric-cooler 302. As shown, pins 54 mount in holes 460 of a submount 462. The thermal-electric-cooler 302 includes

20

5

power connectors 304 for receiving power. Still referring to Figure 9, the submount 462 includes an optical input receptacle 430 for receiving an optical ferrule 432 that mates with an optical fiber 434. The input receptacle 430 includes a “half-moon” shaped slot 72 as described in more detail with respect to Figure 12. The optical ferrule 432 is inserted through the input receptacle 430, while the optical fiber 434 is inserted into the optical ferrule. The optical ferrule 432 assists optical alignment of an electro-optic device (not shown in Figure 9) such that an efficient optical transition is made between the electro-optic device and the optical fiber 434. Beneficially, the base 459 of the submount 462 is thermally conductive. Furthermore, the submount 462 includes a thermally conductive mount 464 for receiving the electro-optic device.

10 [0055] Still referring to Figure 9, the optoelectronic packaging assembly 300 includes a base 500. That base includes a cavity 502 for receiving the thermal-electric-cooler 302. Heat generated in the electro-optic device passes through the thermally conductive mount 464 and the thermally conductive base 459 to the thermal-electric-cooler 302. Electrical input power then removes the heat (by cooling). Optionally, the base is thermally conductive to further assist heat transfer.

15

[0056] The foregoing examples have the characteristic that the electro-optical device is “top mounted.” This is certainly not a requirement. For example, in some applications it is beneficial to “bottom mount” a circuit board and its electro-optical device. Figure 10 schematically illustrates a bottom mount optoelectronic packaging assembly 600 with its bottom cover removed. As shown, the optoelectronic packaging

20

assembly 600 includes a submount 602 having a cavity 604 that is partially defined by a front wall 606. Transmission line pins 54 pass through the submount 602. As shown in Figure 10, portions 611 of the inner conductor 84 are exposed. This simplifies internal electrical connections between the inner conductor 84 and a bottom-facing circuit board 610 that retains a laser diode 612 (or other electro-optic device).
5 Between the inner portions 611 are conductive walls 614. As the optoelectronic packaging assembly 600, specifically including the submount 602, is coated or plated with a conductive material (on both interior and exterior surfaces) the walls 614 electrically isolate the inner portions 611 so as to reduce electrical cross-talk between pins.
10

[0057] Still referring to Figure 10, while the other illustrated embodiments of the principles of the present invention includes covers or bases with fins, this is not required. For example, Figure 10 shows a cover 620 having a flat surface. The bottom cover (not illustrated) can be flat, or it might have fins to reduce electrical resonance.

15 [0058] Figure 11 illustrates yet another optoelectronic packaging assembly 650 that is in accord with the principles of the present invention. That optoelectronic packaging assembly includes a submount that retains transmission line pins 54. However, for clarity, that submount and those pins are not shown in the cut-away view of Figure 11. Below the submount is a base 651 comprised of ends 652 and 653 (beneficially of a liquid crystal polymer) that form flanges with mounting holes 654 that are used to mount the optoelectronic packaging assembly 650 to an external
20

structure. The end 653 further includes an extending optical fiber input receptacle 660 that receives an optical ferrule 662 that retains an optical fiber 664. Between the ends 652 and 653 is a copper (or copper-tungsten or aluminum nitride plate) 670 that is insert-molded into those ends.

5 [0059] Still referring to Figure 11, the optoelectronic packaging assembly 650 further includes a cover 672 that mates with the remainder of the optoelectronic packaging assembly 650. The cover 672 preferably takes the form of a heat sink having cooling fins 674. As shown, the cover 672 includes beveled walls 676. The cover 672, base 651 and submount (not shown) form a cavity. Within that cavity is an optional thermal-electric cooler 678 that supports a base 680. On that base is a circuit board 682 that holds an electro-optic device 684 and other electrical components. The base 680 further supports an optical spacer 688 that retains and holds the optical fiber 664. Beneficially, the cover 672, the submount, and the base 651 form a hermetically sealed package. Significantly, the cover 672 is formed and dimensioned with beveled walls so as to reduce parallel plate waveguide modes.

10

15

[0060] All of the illustrated embodiments include an optical input receptacle that receives an optical ferrule. Figure 12 illustrates a generalized optoelectronic packaging assembly 700 that includes an optical input receptacle 702 that receives an optical ferrule 704. An optical fiber 706 fits into the optical ferrule 704. Furthermore, the optical input receptacle 702 includes a half-moon shaped slot 710. This slot enables an assembly operator to seal the optical ferrule 704 in place in the optical

20

input receptacle 704. This prevents the optical ferrule 704 from moving after assembly. Beneficially, after the optical ferrule is aligned with an electro-optic device within the optoelectronic packaging assembly 700, an operator places a sealant, such as an epoxy in the moon shaped slot 710. The sealant then seals the input receptacle 702 while retaining the optical ferrule 704 in position.

5

[0061] The various illustrated optoelectronic packaging assemblies are all designed to mount on a printed circuit board pattern having standardized connector patterns. Figure 13 illustrates a suitable printed circuit board. As shown, a plurality of connector patterns 800 is formed on a printed circuit board 802. The connector patterns 800 are dimensioned and positioned to mate with the transmission line pins 54 and 54A. As shown in the exploded view of Figure 13A, each connector pattern 800 includes an outer conductive pattern 804, an insulating pattern 806, and a signal pattern 808. The outer conductive pattern 804 surrounds the insulating pattern 806, while the insulating pattern 806 surrounds the signal pattern 808. Furthermore, those patterns form a pad area 810. The connector patterns 800 are particularly useful when transferring high speed signals since the outer conductive pattern 804, the insulating pattern 806, and the signal pattern 808 can reduce signal radiation and signal pickup, and because those structures can form a transmission line structure.

15

[0062] Figure 14 illustrates an actual attachment of a transmission line pin 54A to the printed circuit board 802. Figure 14A illustrate a particular technique of actually attaching a transmission line pin 54A to a circuit board. The end of the

20

transmission line pin 54A is formed such that the sheath 86A (not shown in Figure 14) and the conductive outer shield 87A are removed from the last .15mm of the conductive core 84A. The transmission line pin 54A is then arranged on a pad 810 such that the inner conductor 84A fits into an opening of the signal pattern 808. The conductive core then connects to a signal pattern 808. Solder, such as solder paste, is used to electrically connect the conductive core 84A to the signal pattern 808. Furthermore, solder connects the conductive pattern 804 to the conductive outer shield 87A. An optional ground plane 820 that connects to the conductive pattern 804 can be included. However, it is important that solder does not short the signal pattern.

[0063] While Figure 14 shows the inner conductor 84A fitting into an opening to contact the signal pattern 808, such is not required. In other applications the signal pattern 808 can be on the surface of a printed circuit board.

[0064] The foregoing new optoelectronic packaging assembly designs and technologies address the challenges of interconnecting optoelectronic packaging with high-speed electronic systems. Those designs and technologies provide primarily signal integrity solutions that meet practical problems in manufacturing and multidisciplinary engineering. Such designs and technologies can be critical in achieving high-performance in current and future data- and telecommunications systems.

[0065] The embodiments and examples set forth herein are presented to best explain the present invention and its practical application and to thereby enable those

skilled in the art to make and utilize the invention. Those skilled in the art, however,
will recognize that the foregoing description and examples have been presented for
the purpose of illustration and example only. Other variations and modifications of
the present invention will be apparent to those of skill in the art, and it is the intent of
5 the appended claims that such variations and modifications be covered. The
description as set forth is not intended to be exhaustive or to limit the scope of the
invention. Many modifications and variations are possible in light of the above
teaching without departing from the spirit and scope of the following claims. It is
contemplated that the use of the present invention can involve components having
10 different characteristics. It is intended that the scope of the present invention be
defined by the claims appended hereto, giving full cognizance to equivalents in all
respects.

WHAT IS CLAIMED IS:

1. An optoelectronic packaging assembly, comprising:
 - a cover;
 - a submount retaining a plurality of transmission line pins, each comprised of an inner conductor, a dielectric sheath, and an outer conductive shield, wherein said plurality of transmission line pins extend from a cavity within said submount to an exterior of the optoelectronic packaging assembly; and
 - a base;

wherein said cover, said submount and said base mate to form a package for retaining an optoelectronic device, and wherein said plurality of transmission line pins are for conducting electrical signals for the optoelectronic device.
2. An optoelectronic packaging assembly according to claim 1, wherein said transmission line pins have rectangular cross-sections.
3. An optoelectronic packaging assembly according to claim 1, wherein said transmission line pins have circular cross-sections.
4. An optoelectronic packaging assembly according to claim 1, wherein said submount, said base, and said cover are comprised of a nonconductive plastic.
5. An optoelectronic packaging assembly according to claim 4, wherein said nonconductive plastic is a liquid crystal polymer.

6. An optoelectronic packaging assembly according to claim 4, wherein said nonconductive plastic has a conductive material on a surface.

7. An optoelectronic packaging assembly according to claim 6, wherein said nonconductive plastic electrically contacts at least one outer conductive shield.

8. An optoelectronic packaging assembly according to claim 1, wherein said sheath is comprised of polytetrafluoroethylene.

9. An optoelectronic packaging assembly according to claim 1, wherein each of said plurality of transmission line pins includes an inner portion with an exposed inner conductor.

10. An optoelectronic packaging assembly according to claim 1, wherein each of said plurality of transmission line pins includes an outer portion wherein said inner conductor is exposed.

11. An optoelectronic packaging assembly according to claim 1, wherein said cover includes a cavity with walls.

12. An optoelectronic packaging assembly according to claim 1, wherein said walls are beveled.

13. An optoelectronic packaging assembly according to claim 1, wherein said cover includes fins.

14. An optoelectronic packaging assembly according to claim 1, wherein said cover includes a plurality of shield walls that are each coated or plated with a conductive material.

15. An optoelectronic packaging assembly according to claim 1, wherein said cover includes a relief for receiving said optical input receptacle.

16. An optoelectronic packaging assembly according to claim 6, wherein said conductive material covers both an inner surface and an outer surface.

17. An optoelectronic packaging assembly according to claim 1, further including a raised mount in said cavity.

18. An optoelectronic packaging assembly according to claim 17, further including an electro-optical device on said raised mount.

19. An optoelectronic packaging assembly according to claim 1, wherein said optical input receptacle includes a half-moon shaped slot.

20. An optoelectronic packaging assembly according to claim 1, wherein said base includes a mounting flange having a mounting hole.

21. An optoelectronic packaging assembly according to claim 1, further including a thermal-electric-cooler.

22. An optoelectronic packaging assembly according to claim 21, wherein said thermal-electric-cooler fits into a cavity and on said base.

23. An optoelectronic packaging assembly according to claim 1, wherein said optoelectronic packaging assembly further includes an optical input receptacle.

24. An optoelectronic packaging assembly according to claim 23, further including an optical ferrule in said optical input receptacle.

25. An optoelectronic packaging assembly according to claim 24, further including an optical fiber inserted into said optical ferrule.

26. An optoelectronic packaging assembly according to claim 25, further including an electro-optical device in said optoelectronic packaging assembly, wherein said electro-optical device is optically coupled to said optical fiber.

27. An optoelectronic packaging assembly according to claim 26, further including an optical spacer that assists optical coupling.

28. An optoelectronic packaging assembly according to claim 27, further including clamps for clamping said optical spacer.

29. An optoelectronic packaging assembly according to claim 1, wherein said submount includes a plurality of external ground bumps disposed between said transmission line pins.

30. An optoelectronic packaging assembly, comprising:

a cover;

a submount retaining a plurality of transmission line pins, each comprised of an inner conductor, a dielectric sheath, and an outer conductive shield, that extend from a cavity within said submount to an exterior of said submount, said submount further including barriers between adjacent transmission line pins, wherein said barriers have a conductive material over surface; and

a base;

wherein said cover, said submount, and said base mate to form a package for retaining an optoelectronic device, and wherein said plurality of transmission line pins are for conducting electrical signals for the optoelectronic device.

31. An optoelectronic packaging assembly according to claim 30, wherein said transmission line pins have rectangular cross-sections.

32. An optoelectronic packaging assembly according to claim 30, wherein said transmission line pins have circular cross-sections.

33. An optoelectronic packaging assembly according to claim 30, wherein said submount, said base, and said cover are comprised of a nonconductive plastic.

34. An optoelectronic packaging assembly according to claim 33, wherein said nonconductive plastic is a liquid crystal polymer.

35. An optoelectronic packaging assembly according to claim 33, wherein said nonconductive plastic has a conductive material on a surface.

36. An optoelectronic packaging assembly according to claim 35, wherein said nonconductive plastic electrically contacts at least one outer conductive shield.

37. An optoelectronic packaging assembly according to claim 30, wherein said sheath is comprised of polytetrafluoroethylene.

38. An optoelectronic packaging assembly according to claim 30, wherein each of said plurality of transmission line pins includes an inner portion with an exposed inner conductor.

39. An optoelectronic packaging assembly according to claim 30, wherein each of said plurality of transmission line pins includes an outer portion wherein said inner conductor is exposed.

40. An optoelectronic packaging assembly according to claim 30, wherein said cover includes a plurality of interior shield walls that align with said plurality of barriers.

41. An optoelectronic packaging assembly according to claim 30, wherein said cover includes fins.

42. An optoelectronic packaging assembly according to claim 30, wherein said cover includes a relief.

43. An optoelectronic packaging assembly according to claim 30, wherein said cover includes a cavity defined by walls.

44. An optoelectronic packaging assembly according to claim 43, wherein at least one cavity wall is beveled.

45. An optoelectronic packaging assembly according to claim 30, wherein said submount includes a plurality of external ground bumps that are disposed between said transmission line pins.

46. An optoelectronic packaging assembly according to claim 30, wherein said base includes a plurality of fins covered with a conductive material.

47. An optoelectronic packaging assembly according to claim 30, further including an optical input receptacle for retaining an optical fiber.

48. An optoelectronic packaging assembly according to claim 30, wherein said base includes an insert molded thermally conductive plate.

49. An optoelectronic packaging assembly according to claim 30, further including a thermal-electric-cooler.

50. An optoelectronic packaging assembly according to claim 49, wherein said thermal-electric-cooler fits on said base.

51. An optoelectronic packaging assembly according to claim 48, further including a thermal-electric-cooler on said thermally conductive plate.

52. An optoelectronic packaging assembly according to claim 51, wherein said thermally conductive plate is formed to mate with an external structure.

53. An optoelectronic packaging assembly according to claim 30, wherein each of said plurality of transmission line pins includes an inner portion within the optoelectronic packaging assembly wherein said inner conductor is exposed.

54. An optoelectronic packaging assembly according to claim 30, wherein each of said plurality of transmission line pins includes an outer portion wherein said inner conductor is exposed.

55. An optoelectronic packaging assembly according to claim 30, wherein said base includes a flange with mounting holes.

56. An optoelectronic packaging assembly, comprising:
a cover;

a submount retaining a plurality of transmission line pins that extend from a cavity within said submount to an exterior of said submount;

a base; and

an optoelectronic device disposed between said submount and said base;

wherein said cover, said submount, and said base mate to form a package for retaining said optoelectronic device, and wherein said plurality of transmission line pins are for conducting signals for said optoelectronic device.

57. An optoelectronic packaging assembly according to claim 56, wherein said transmission line pins have rectangular cross-sections.

58. An optoelectronic packaging assembly according to claim 56, wherein said transmission line pins have circular cross-sections.

59. An optoelectronic packaging assembly according to claim 56, wherein said transmission line pins bend to run alongside said base.

60. An optoelectronic packaging assembly according to claim 56, wherein said submount, said base, and said cover are comprised of a nonconductive plastic.

61. An optoelectronic packaging assembly according to claim 60, wherein said nonconductive plastic is a liquid crystal polymer.

62. An optoelectronic packaging assembly according to claim 60, wherein said nonconductive plastic has a conductive material on a surface.

63. An optoelectronic packaging assembly according to claim 62, wherein said nonconductive plastic electrically contacts at least one outer conductive shield.

64. An optoelectronic packaging assembly according to claim 56, wherein said sheath is comprised of polytetrafluoroethylene.

65. An optoelectronic packaging assembly according to claim 56, wherein each of said plurality of transmission line pins includes an inner portion with an exposed inner conductor.

66. An optoelectronic packaging assembly according to claim 56, wherein each of said plurality of transmission line pins includes an outer portion wherein said inner conductor is exposed.

67. An optoelectronic packaging assembly according to claim 56, wherein said cover includes a plurality of interior shield walls.

68. An optoelectronic packaging assembly according to claim 56, wherein said cover includes fins.

69. An optoelectronic packaging assembly according to claim 56, wherein said cover includes a relief.

70. An optoelectronic packaging assembly according to claim 56, wherein said cover includes a cavity defined by walls.

71. An optoelectronic packaging assembly according to claim 70, wherein at least one cavity wall is beveled.

72. An optoelectronic packaging assembly according to claim 56, wherein said submount includes a plurality of external ground bumps that are disposed between said transmission line pins.

73. An optoelectronic packaging assembly according to claim 56, wherein said base includes a plurality of fins covered with a conductive material.

74. An optoelectronic packaging assembly according to claim 56, further including an optical input receptacle for retaining an optical fiber.

75. An optoelectronic packaging assembly according to claim 56, wherein said base includes an insert molded thermally conductive plate.

76. An optoelectronic packaging assembly according to claim 56, further including a thermal-electric-cooler.

77. An optoelectronic packaging assembly according to claim 76, wherein said thermal-electric-cooler fits on said base.

78. An optoelectronic packaging assembly according to claim 75, further including a thermal-electric-cooler on said thermally conductive plate.

79. An optoelectronic packaging assembly according to claim 78, wherein said thermally conductive plate is formed to mate with an external structure.

80. An optoelectronic packaging assembly according to claim 56, wherein each of said plurality of transmission line pins includes an inner portion within the optoelectronic packaging assembly wherein said inner conductor is exposed.


81. An optoelectronic packaging assembly according to claim 56, wherein each of said plurality of transmission line pins includes an outer portion wherein said inner conductor is exposed.

82. An optoelectronic packaging assembly according to claim 56, wherein said base includes a flange with mounting holes.

ABSTRACT OF THE DISCLOSURE

Optoelectronic packaging assemblies for optically and electrically interfacing a protected electro-optical device or system to both an optical fiber and to external circuitry. Such assemblies are comprised of body components that are comprised of plastic that coated or plated with a conductive material. Electrical contact pins in the form of transmission lines are used to couple external electrical signals with the package. The optoelectronic packaging assemblies are dimensioned with small cavities and with steps, breaks, walls, and/or fins molded into the body components. The optoelectronic packaging assemblies further include an optical input receptacle for receiving an optical ferrule and an optical fiber. The optoelectronic packaging assembly provides for cooling, such as by heat sink fins and/or a thermal-electric-cooler. The transmission line pins and body components are dimensioned to mate with a standardized circuit board having transmission line traces.

FIG. 1
PRIOR ART






FIG. 2

FIG. 3




FIG. 3




FIG. 4




FIG. 5

FIG. 5A




FIG. 6




FIG. 7





FIG. 8

FIG. 9






FIG. 10




FIG. 11

FIG. 12




FIG. 13





FIG. 13A






FIG. 14

FIG. 14A